

MPS
6525
TRI-PORT
INTERFACE

6525 TRI-PORT INTERFACE

CONCEPT...

The 6525 TRI-PORT Interface (TPI) is designed to simplify the Implementation of complex I/O operations in microcomputer systems. It combines two dedicated 8-bit I/O ports with a third 8-bit port programmable for either normal I/O operation or priority interrupt/handshaking control. Depending on the mode selected, the 6525 can provide 24 individually programmable I/O lines or 16 I/O lines, 2 handshake lines and 5 priority interrupt inputs.

FEATURES:

- 24 individually programmable I/O lines or 16 I/O lines, 2 handshake lines and 5 interrupt inputs.
- Priority or non-priority interrupts
- Automatic handshaking
- Completely static operation
- Two TTL Drive Capability
- 8 directly addressable registers
- 1 MHz, 2MHz and 3MHz operation

6525 REGISTERS

*000 001 010 011 100 101 110	R0 R1 R2 R3 R5 R6 R7	PRA – Port Register A PRB – Port Register B PRC – Port Register C DDRA – Data Direction Register A DDRB – Data Direction Register B DDRC – Data Direction Register C CR – Control Register AIR – Active Interrupt Register
------------------------------------------------	----------------------------------------	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


*NOTE: RS2, RS1, RS0 respectively

ORDER NUMBER: MXS 6525 SPEED RANGE NO SUFFIX = 450 ns A = 225 ns B = 155 ns PACKAGE DESIGNATOR C = CERAMIC P = PLASTIC

6525 PIN CONFIGURATION

_			
VSS	1	40	DB7
PAO	2	39	DB6
PA1	3	38	DB5
PA2	4	37	DB4
PA3	5	36	DB3
PA4	6	35	DB2
PA5	7	34	081
PA6	8	33	D80
PA7	9	32	PC7
PB0	10	31	PC6
P81	11	30	PC5
P82	12	29	PC4
P83	13	28	PC3
PB4	14	27	PC2
PBS	15	26	PC1
PB6	16	25	PC0
PB7	17	24	RS0
cs	18	23	R\$1
R/W	18	22	RS2
VDD	20	21	RES
			-





~ **~**



MAXIMUM RATINGS

Supply Voltage, VCC -0.3V to +7.0V Input/Output Voltage, VIN -0.3V to +7.0V Operating Temperature, Top 0°C to 70°C Storage Temperature, TSTG -55°C to 150°C

All inputs contain protection circuitry to prevent damage due to high static discharges. Care should be exercised to prevent unnecessary application of voltages in excess of the allowable limits.

COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only. Functional operation of this device at these or any other conditions above those indicated in the operational sections of this specification is not implied and exposure to absolute maximum rating conditions for extended periods may affect device reliability.


CHARACTERISTICS (VCC = 5.0 V ± 5%, Vss = 0V, TA = 0° to 70°C)

					
CHARACTERISTIC	SYMBOL	MIN	TYP	MAX	UHIT
Input High Voltage (Normal Operating Levels)	۷ιн	+ 2.0	1.5	VCC	
Input Low Voltage (Normal Operating Levels)	VIL	-0.3	1.2	+08	
Input Leakage Current Vin = 0 to 5.0 V WRITE, RES, CS, RS2-RS0	IIN	0	± 1.0	± 2.5	
Three-State (Off-State) Input Current (Vin = 0.4 to 2.4 V VCC = max) D0-07, PA0-P7, PB0-PB7, PC0-PC7	ITSI	0	± 2.0	± 10	j. A.
Output High Voltage (VCC = min, Load = 200 µA)	VOH	2.4	3.5.	УCС	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
Output Low Voltage (VCC = min, Load = 3.2 mA)	VOL	۷ss	0.2	0.4	
Output High Current (Sourcing) (VOH = 2.4 V)	ЮН	-200	-1000		
Output Low Current (Sinking) , (VOL = 0.4 V)	IOL	3.2	_		****
Supply Current	¹cc		50	100	4.11
input Capacitance (Vin 0V, TA = 25°C, 1 = 1.0 MHz) D0-D7, PA()-PA7, PB0-PB7, PC0-PC7 WRITE, RES, RS2-RS0, CS	Cin		7	10	1
Output Capacitance (Vin = 0V, T _A = 25°C, f = 1.0 MHz)	Cout	·	7	10	[· †

Note: Negative sign indicates outward current flow, positive indicates inward flow.



MPS 6525





READ CYCLE TIMING

		652	25	652	5A	652		LIMIT C
Symbol	Characteristic	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
TRC	Read Cycle	450	_	225	- [165		ns
TACC	Access Time ¹		450		225	<u></u>	155	กร
ТСО	CS to Output Valid		270		120	<u></u>	70	ns
TACS	RS to CS Set Up	0		0		0		កទ
TACH	RS to CS Hold	o		0		0	—	ns
TRCS	R/W high to CS Set Up	0		0		0		ns
TRCH	R/W high to CS Hold	٥		0		0	_	ns
TOTD	CS to Output off Delay	20	120	20	120	20	100	ns
TPDS	Port Input Sel Up	120		60		40		n\$
TpDH	Port Input Hold	150		150	_	150		ns

NOTE 1 — Access time measured from later of R/W high or RS stable.

WRITE CYCLE TIMING

		6525		852		652		LINGS &
Symbol	Characteristic	MIN	MAX	MIN	MAX	MIN	MAX	UN:
Twc	Write Cycle	450		225	_	165	·	U.
TACS	RS to CS Set Up	0		0	-	0		υr
TACH	RS to CS Hold	0		0	-	0		ng
Twcs	R/W low to CS Set Up	0		0		0		n:
TWCH	R/W low to CS Hold	0		0		0		11
TDS	Data Bus to CS Set Up	150		100		50		ľi:
TDH	Data Bus to CS Hold	0		0		0	_	Dis
TCPD	CS to Port Out Delay		1000		500		330	rite
TCSP	CS Pulse Width	420	<u></u>	200	_	150		n.c



6525 INTERNAL REGISTERS

	ADDR	ES5		AEGISTER BITS								REGISTER NAME	COMMENT
RS 2	R\$1	RSO	мс	07	D6	05	04	D3	D2	D1	∞		· · · · · · · · · · · · · · · · · · ·
0	0	0	X	PA7	PA_6	PA ₅	PA4	PA ₃	PA ₂	PA ₁	PA ₀	Port Register A (PRA)	
0	0	1	X	PB7	P86	P85	P84	РВз	PB_2	PB ₁	PB_0	Port Register 8 (PRB)	
0	1	0	0	PC ₇	PC ₆	PC ₅	PC ₄	PC_3	PC_2	PC ₁	PC_0	Port Register C (PRC)	
0	1	0	1	CB	CA	IRO	14	IL3	142	IL ₁	IL0	Port Register C (PRC)	Handshake and Interrupt Latches (MODE 1)
0	1	1	X	DA ₇	DA ₆			_				Data Orection	0=input; 1=Output
												Register A (DDRA)	
1	0	0	X	087	086	D8 ₅	084	DB3	D82	D8 ₁	DB_O	Data Direction	0=input; i=Output
												Register B (DDRB)	
1	0	1	0	DC7	DC_6	DC_5	DC ₄	OC_3	DC_2	DC_1	DC_0	Data Direction	0=Input; 1=Output (MODE 0)
												Register C (DDRC)	
1	0	1	ŧ	_	-	_	M_4	Мз	M ₂	M_1	Mo	Interrupt Mask Register	0=Mask, 1=Enable (MODE 1)
1	1	0	Х	CB;	CB ₀	CA ₁	CAO	184	I£3	1P	MC	Control Register (CR)	Mode Selected by MC
1	1	1	1				Al ₄	Alg	Αl2	Al_1	AI ₀	Active Interrupt Register (AIR)	

6525 FUNCTIONAL DESCRIPTION

Control Register (CR)

The bits of the control register select the various operating modes of the 6525. Although the exact function of each bit is explained throughout the functional description, the functions are summarized here for convenience.

CONTROL REGISTER BIT	7		<u> </u>		3		<u>.</u>	0
FUNCTIONAL DESIGNATION	+	<u></u>						
<u> </u>	<u> </u>		<u> </u>				1	
C8 Line Control								
CA Line Control	<u> </u>		<u></u>	J				
14 Active Edge Select	· 							
13 Active Edge Select ———	· · · · · · · · · · · · · · · · · · ·			· · — · ·				
Interrupt PriorityEnable					·			
Mode Control	_·	 				···	 , . ,	

MODE 0 -- (MC=0)

In Mode 0, three 8 bit bi-directional ports (A, B, C) are available on the 6525. Each port has two associated read/write registers:

Data Direction Registers (DDRA, DDRB, DDRC)

Each bit of the data direction registers controls the corresponding pin of the associated port as follows:

DOR bit	Direction of portion
0	Input (Output driver disabled) Output Output driver enabled)

Port Registers (PRA, PRB, PRC)

Reading the Port Register returns the logic states of the associated port pins. The pin voltage levels must meet the VIH and VIL specification limits to ensure valid data. (Excessive loading of the output driver may cause the data read to differ from the expected output.) If the port pin is programmed as an output by the DDR, the output driver is set to the last data written to the corresponding PR bit.

MODE 1 - (MC=1)


In Mode 1, the 6525 provides 2. 8-bit bi-directional ports (A and B) as in Mode 0. By writing MC=1, Port C is automatically converted to a 5 level priority interrupt controller with interrupt output (IRO) and a handshake control line for each port (CA and CB).

MODE O PIN NAMES	PC7	PC6	PC5	PC4	PC3	PC2	PC1	PCO
MODE 1 PIN NAMES	CB	CA	IRQ	14	13	12	n	10

Port Register C — PRC (Mode 1)

All bits of the PRC can be read as in Mode 0 but the state of the interrupt latches, rather than the interrupt pins, is returned in the five low order bits of PRC. Writing "0" to a PRC bit clears the corresponding interrupt latch but has no effect on the CA, CB, or IRO outputs. Writing "1" to a PRC bit has no effect on Mode 1.

MODE 0 BIT NAMES	PC7	PC_6	PC ₅	PC ₄	PC3	PC ₂	PC ₁	PC _Q
MODE I BIT NAMES	CB	CA	IHO	IL4	IĻ3	IL2	IL ₁	ILO.



CA and CB Outputs — (PC6 and PC7)

CA and CB may be used as general purpose outputs or as data transfer signals for ports A and B. The operation of CA and CB is selected as follows:

CA ₁	CAO	CA OUTPUT MODE	св,	C80	C8 OUTPUT MODE
0		Set high by active transition of I3. Reset low by reading PRA]	0	Set low by writing PRB. Reset high by active transition of 14.
1 1	01	Pulses low for at least 500 ns after reading PRA. CA low CA high	0	0	Pulses low for at least 500 ns after writing PRB. CB low CB high

IRQ Output - (PC5)

The Interrupt Request is set low when an unmasked interrupt (see below) is activated. IRO is reset high by reading the Active Interrupt Register (AIR). The IRO output has an open drain to allow wire AND tying of multiple outputs.

14, 13, 12, 11, 10 inputs — (PC4-PC0)

The five low order pins of Port C are interrupt inputs in Mode 1. A negative (high to low) transition on 12, 11 or 10 sets the corresponding latch in PRC to indicate an interrupt, while either transition of 13 or 14 can be selected to set its latch as follows:

∮ €3	13 EDGE SELECTION	164	14 EDGE SELECTION
	13 sets IL3 latch on negative (hi-low) transition. 13 sets IL3 latch as positive (low-hi) transition.	ļ	14 sets IL ₄ latch on negative transition. 14 sets IL ₄ latch on positive transition.

Interrupt Mask Register (DDRC in Mode 1)

In Mode 1, the five low order bits of the DDRC are utilized as interrupt mask bits of the five corresponding interrupt latches. Writing a "1" to the mask register enables the corresponding interrupt latch to initiate an interrupt while a "0" masks the interrupt latch output. Masking does not prevent the interrupt latch from being set by an active input transition. The interrupt mask register can be read and written.

Active Interrupt Register (AIR)

The five low order bits of the AIR contain the present interrupt status of the 6525. A "1" in a bit of the AIR indicates that the corresponding interrupt is active. Reading the AIR clears all AIR bits and resets any interrupt tatch which had set a bit in the AIR. READING AND WRITING OF THE AIR AFFECTS THE INTERRUPT PRIORITY STACK. Therefore, the AIR should be accessed only in strict accordance to the following rules:

- 1. READTHE AIRONLYTO INDICATE BEGINNING OF INTERRUPT SERVICE.
- 2. WRITE THE AIR ONLY TO INDICATE CONCLUSION OF INTERRUPT SERVICE.

DESCRIPTION OF PRIORITY INTERRUPT OPERATION

No Priority Operation Selected — (IP=0)

When an active transition occurs on an interrupt input (see I4-I0), the corresponding interrupt latch is set if this latch is not masked, the corresponding bit of the AIR is set, IRO (PC5) is activated flow, and other interrupt latches are prevented from setting new bits in the AIR. After reading the AIR, the interrupt latch corresponding with the bit set in the AIR is cleared to await new input and IRO is reset high. Any interrupt latches remaining set will now restart this interrupt sequence. If multiple interrupts have been received in the interim, multiple bits will be set in the AIR and all corresponding interrupt latches will be cleared when the AIR is read. Therefore, software must recognize the occurrence of multiple interrupts when no priority operation is selected.

Priority Operation Selected — (IP=1)

The five interrupt inputs have a fixed priority: 14 > 13 > 12 > 11 > 10. When priority operation is selected, only the highest priority interrupt is placed in the AIR, ensuring only one bit set in the AIR at any time. When an interrupt occurs, the corresponding interrupt latch is net as before but is then compared with the present active interrupt, the new bit in the AIR is set and IRQ is activated low. When AIR is read, the contents of the AIR are pushed onto a vievel stack for comparison with subsequent interrupts and AIR is cleared.

After servicing the new interrupt, the processor multiwrite to the AIR (clearing the AIR) to instruct the 6525 that this interrupt service is complete. The previous interrupt service is then recalled (popped) to the top of the stack to be used for evaluating new interrupt inputs. Interrupts of lesser paiority than the active interrupt are masked until all higher level interrupts are acknowledged and completed by the processor (as indicated by AIR reads and writes). When all higher priority interrupts have been serviced, the 6515 will allow a lower priority interrupt to indicate a new interrupt sequence.

The following examples illustrate the priority interrupt operation:

A. Single Interrupt

- 1. Interrupt received by negative transition on in-
- 2. Interrupt latch 1 (IL1) is set.
- 3. Bit A₁ set in AIR.
- 4. IRQ activated low.
- 5. Processor responds by reading AIR to determine which interrupt occurred.
- 6. AIR is pushed onto interrupt stack and late. It is cleared.
- 7. AIR is cleared and IRQ reset high.
- 8. Upon completion of service, processor writes \(\lambda \lambda \text{R}.
- Interrupt stack is popped, restoring previous interrupt status.



- B. Lower priority interrupt received during active interrupt
 - 1. If received and latched.
 - 2. At is set and IRO activated low.
 - 3. Processor reads AIR to determine I1 is active.
 - 4. AIR pushed onto stack and IL1 cleared.
 - 5. AIR cleared and IRQ reset high.
 - 6. Processor is servicing I1 while 10 occurs and sets ILO.
 - 7. Interrupt stack prevents lower priority ILO from initiating a new interrupt.
 - 8. Upon completion of 11 service, processor writes to AIR, popping 11 interrupt out of stack.
 - 9. Ito is now permitted to initiate a new interrupt service.
- C. Higher priority interrupt received during active interrupt
 - Interrupt I1 received and latched.
 A₁ is set and IRO activated low.
 - 3. Processor reads AIR to determine 11 is active.
 - 4. AIR is pushed onto stack and IL1 cleared.
 - 5. AIR cleared and IRQ reset high.
 - Processor is servicing 11 when 12 occurs and sets.
 IL2.
 - A2 is set and IRQ activated low because IL2 has higher priority than I1 in stack.
 - Processor recognizes interrupt request and calls interrupt service routine.
 - 9. Processor reads AIR to determine 12 is active.
 - New AIR is pushed onto interrupt stack and IL2 cleared.
 - 11. AIR cleared and IRQ reset high.
 - 12. Processor services 12.
 - 13. Upon completion of 12 service, processor writes to AIR popping 12 interrupt from stack, restoring 11 status to top of stack (still preventing an 10 interrupt).
 - Processor return from interrupt resumes services of suspended I1 routine.
 - 15. Upon completion of II, processor writes to AIR, popping II interrupt from stack, leaving no active interrupts.

8525 INTERFACE AND CONTROL

initialization

A low on the RES pin clears all 6525 internal registers. This puts the 6525 in Mode 0 with all three ports selected as inputs (floating), preventing any conflicts on the bi-directional port lines. For port pins to be used as outputs, the desired output data may be written to the port register before enabling the output driver. This sequence can eliminate undesired output conditions when the outputs are enabled via the DDR.

When selecting Mode 1, all interrupt inputs and IE3, IE4 must be stable before writing MC bit to "1." If this can not be ensured, the interrupt latches (PRC4-PRC0) should be cleared by writing 0 to PRC after MC=1 and before unmasking the interrupt latches. Similarly, if CA and CB are to be used as data transfer handshake lines, no PRA reads or PRB writes should occur after RES or before actual data transfers are to begin.

Processor Interface

The 6525 is a fully static device with interface characteristics similar to a static RAM. To read, the RS and R/W lines are stabilized and then CS is switched low, gating the desired register onto the system data bus. (In 650X systems, CS may be gated with Ø2). The system timing must accommodate both the TACC (address) and TCO (chip select) delays before requiring valid data. To write to the 6525, similar timing is required, with the processor providing valid write data at least DS before CS switches high. To guarantee proper operation of the 6525, THE R/W LINE MUST BE STABLE ANY TIME CS IS LOW.

COMMODORE SEMICONDUCTOR GROUP reserves the right to make changes to any products herein to improve reliability, function or design. COMMODORE SEMICONDUCTOR GROUP does not assume any liability arising of of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others.